A Low-Cost Concurrent BIST Scheme for Increased Dependability

I. Voyiatzis; C. Halatsis

doi:10.1109/tdsc.2005.16

IEEE Transactions on Professional Communication Feb 2005

A Low-Cost Concurrent BIST Scheme for Increased Dependability

I. Voyiatzis ; C. Halatsis Athens State University

Abstract

Built-in self-test (BIST) techniques constitute an attractive and practical solution to the difficult problem of testing VLSI circuits and systems. Input vector monitoring concurrent BIST schemes can circumvent problems appearing separately in online and in offline BIST schemes. An important measure of the quality of an input vector monitoring concurrent BIST scheme is the time required to complete the concurrent test, termed concurrent test latency. In this paper, a new input vector monitoring concurrent BIST technique for combinational circuits is presented which is shown to be significantly more efficient than the input vector monitoring techniques proposed to date with respect to concurrent test latency and hardware overhead trade-off, for low values of the hardware overhead.

Journal: IEEE Transactions on Professional Communication
Published: 2005-02-01
DOI: 10.1109/tdsc.2005.16
CompPile
Open Access: Closed
Export: BibTeX RIS

Citation Context

Cited by in this index (0)

No articles in this index cite this work.

References (14)

10.1109/12.391180

↗
10.1109/ATS.1995.485353

↗
10.1109/12.277285

↗
10.1109/43.55213

↗
10.1109/43.62779

↗

Show all 14 →

saluja (1986)

Concurrent Comparative Built-In Testing of Digital Circuits
saluja (1987)

Concurrent Comparative Testing Using BIST Resources

Proc Int'l Conf Computer Aided Design
parzen (1960)

Modern Probability Theory and Its Applications
(1991)

1-Micron VSC370 Library
(1991)

1-Micron Cell Compiler Library
10.1109/12.142691

↗
10.1109/43.16803

↗
10.1109/MDT.1985.294856

↗
10.1109/TR.2004.842091

↗

CrossRef global citation count: 21 View in citation network → Build reading path →